# IMX Pregius IP Core

IP CORE FOR SONY IMX PREGIUS SUB-LVDS IMAGE SENSORS

#### **AT A GLANCE**

- Sub-LVDS readout and decoding block
- · SPI-based sensor configuration module
- Software library for sensor configuration
- · Free running or triggered readout modes

The IMX Pregius from Sony is a series of widely used, high quality CMOS image sensors. **Sensor to Image** IMX Pregius IP Core reads image data efficiently and controls the sensor operations. It is delivered as a reference design along with an FMC module compatible with **Sensor to Image** MVDK and standard FPGA evaluation kits. Together, they provide an easy way to design a camera.

#### **SubLVDS Receiver and Deserializer**

The **Sub-LVDS Receiver and Deserializer** block is connected to the sensor's output pins and uses the FPGA IO cells to deserialize the image stream. This block is FPGA dependent and currently available for Xilinx FPGAs. The parallel video stream can be cropped and is presented in a Camera Link-like format for further processing.

#### **Trigger Generator**


The IMX Pregius sensor itself can be used in free running mode or in slave mode using the core's **timing and trigger generator**. An SPI-based control interface enables sensor configuration, following the correct configuration timing.


#### **Control Registers**


The functionality of the IP core is configured either by parameters at compile time, or by **Control Registers** using an AXI-Lite interface at run time. A C software library configures the sensor and the IP core.

#### Delivery

The IP core is **delivered with a full reference design**, including an FMC (FPGA Mezzanine Card), which forms the interface between the sensor and a standard FPGA evaluation board. The FMC module is FMC-LPC compliant and does all power and level adaptations required by the IMX Pregius CMOS sensor.







## AVAILABLE MODULES

MODULE	DESCRIPTION	ARTIX7	KINTEX7	ZYNQ7
IMX IP Core Encrypted VHDL VHDL source	Sub-LVDS IMX Pregius IP	• 0	• 0	• 0
IMX IP Software library Object File C-Source	API to control core and imager	• 0	• 0	• 0
Reference design with GigE Vision interface		٠	٠	٠

# **RESOURCE USAGE**

MODULE		ARTIX7	KINTEX7	ZYNQ7	
IMX IP Core configured for 4 channels, 12bit pixels					
Registers		1544	1544	1544	
Lookup Tables		1722	1722	1722	
BlockRAMs		1	1	1	
IMX IP Core configured for 8 channels, 12bit pixels					
Registers		2064	2064	2064	
Lookup Tables		2352	2352	2352	
BlockRAMs		1	1	1	
IMX IP Core configured for 16 channels, 12bit pixels					
Registers		3104	3104	3104	
Lookup Tables		3599	3599	3599	
BlockRAMs		1	1	1	
LE	GEND				

Included	•
Optional	0
Please contact us	-

### AVAILABLE SENSOR

MODULE	SENSOR BOARD AVAILABLE	VERIFIED IN THIRD PARTY HARDWARE	VERIFIED IN SIMULATION
IMX174	$\checkmark$	$\checkmark$	$\checkmark$
IMX249		$\checkmark$	$\checkmark$
IMX302			$\checkmark$
IMX252	$\checkmark$	$\checkmark$	$\checkmark$
IMX265		$\checkmark$	$\checkmark$
IMX250	$\checkmark$	$\checkmark$	$\checkmark$
IMX264		$\checkmark$	$\checkmark$
IMX255	$\checkmark$	$\checkmark$	$\checkmark$
IMX267		$\checkmark$	$\checkmark$
IMX305			$\checkmark$
IMX253	$\checkmark$	$\checkmark$	$\checkmark$
IMX304			$\checkmark$
IMX273	$\checkmark$	$\checkmark$	$\checkmark$
IMX287			$\checkmark$